

## UNITED STATES PATENT AND TRADEMARK OFFICE



UNITED STATES DEPARTMENT OF COMMERCE United States Patent and Trademark Office Address: COMMISSIONER FOR PATENTS P.O. Box 1450 Alexandria, Viriginia 22313-1450 www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO
09/817,216	03/27/2001	Yasuhiko Kuriyama	205263US2	7926
22850 75	7590 10/29/2003		EXAMINER	
OBLON, SPIVAK, MCCLELLAND, MAIER & NEUSTADT, P.C. 1940 DUKE STREET ALEXANDRIA. VA 22314			CHOE, HENRY	
			ART UNIT	PAPER NUMBER
	•		2817	
			DATE MAIL ED: 10/20/200	•

DATE MAILED: 10/29/2003

Please find below and/or attached an Office communication concerning this application or proceeding.

		Application No.	Applicant(s)				
Office Action Summary		09/817,216	KURIYAMA, YASUHIKO				
		Examiner	Art Unit				
		Henry K Choe	2817				
The MAILING DATE of this communication appears on the cov r sh et with the c rrespondenc address Period for Reply							
A SHORTENED STATUTORY PERIOD FOR REPLY IS SET TO EXPIRE 3 MONTH(S) FROM THE MAILING DATE OF THIS COMMUNICATION.  - Extensions of time may be available under the provisions of 37 CFR 1.136(a). In no event, however, may a reply be timely filled after SIX (6) MONTHS from the mailing date of this communication.  - If the period for reply specified above is less than thirty (30) days, a reply within the statutory minimum of thirty (30) days will be considered timely.  - If NO period for reply is specified above, the maximum statutory period will apply and will expire SIX (6) MONTHS from the mailing date of this communication.  - Failure to reply within the set or extended period for reply will, by statute, cause the application to become ABANDONED (35 U.S.C. § 133).  - Any reply received by the Office later than three months after the mailing date of this communication, even if timely filed, may reduce any earned patent term adjustment. See 37 CFR 1.704(b).  Status							
1)⊠	Responsive to communication(s) filed on 26 S	September 2003 .					
2a)	This action is <b>FINAL</b> . 2b)⊠ Thi	s action is non-final.					
3) Since this application is in condition for allowance except for formal matters, prosecution as to the merits is closed in accordance with the practice under <i>Ex parte Quayle</i> , 1935 C.D. 11, 453 O.G. 213.							
Disposition of Claims							
4)⊠	Claim(s) 1-18 is/are pending in the application						
4a) Of the above claim(s) is/are withdrawn from consideration.							
5)⊠	5)⊠ Claim(s) <u>2,6-8,10,12 and 16-18</u> is/are allowed.						
6)⊠	6)⊠ Claim(s) <u>1,9 and 11</u> is/are rejected.						
7) 🖂	☑ Claim(s) <u>3-5 and 13-15</u> is/are objected to.						
8) Claim(s) are subject to restriction and/or election requirement.							
Application Papers							
9) The specification is objected to by the Examiner.							
10) ☐ The drawing(s) filed on is/are: a) ☐ accepted or b) ☐ objected to by the Examiner.							
Applicant may not request that any objection to the drawing(s) be held in abeyance. See 37 CFR 1.85(a).							
11) The proposed drawing correction filed on is: a) approved b) disapproved by the Examiner.							
If approved, corrected drawings are required in reply to this Office action. 12) ☐ The oath or declaration is objected to by the Examiner.							
Priority under 35 U.S.C. §§ 119 and 120							
13)   Acknowledgment is made of a claim for foreign priority under 35 U.S.C. § 119(a)-(d) or (f).							
a)⊠ All b)☐ Some * c)☐ None of:							
1.⊠ Certified copies of the priority documents have been received.							
	2. Certified copies of the priority documents have been received in Application No						
3.☐ Copies of the certified copies of the priority documents have been received in this National Stage							
application from the International Bureau (PCT Rule 17.2(a)).  * See the attached detailed Office action for a list of the certified copies not received.							
14) Acknowledgment is made of a claim for domestic priority under 35 U.S.C. § 119(e) (to a provisional application).							
a) ☐ The translation of the foreign language provisional application has been received.  15)☐ Acknowledgment is made of a claim for domestic priority under 35 U.S.C. §§ 120 and/or 121.							
Attachment(s)							
1) Notic	e of References Cited (PTO-892) e of Draftsperson's Patent Drawing Review (PTO-948) nation Disclosure Statement(s) (PTO-1449) Paper No(s)	5) Notice of Informal P	(PTO-413) Paper No(s) atent Application (PTO-152)				

Application/Control Number: 09/817,216

Art Unit: 2817

#### DETAILED ACTION

Claim Rejections - 35 USC § 102

The following is a quotation of the appropriate paragraphs of 35 U.S.C. 102 that form the basis for the rejections under this section made in this Office action:

A person shall be entitled to a patent unless --

(b) the invention was patented or described in a printed publication in this or a foreign country or in public use or on sale in this country, more than one year prior to the date of application for patent in the United States.

# Claims 1 and 9 are rejected under 35 U.S.C. 102(b) as being anticipated by Maeda et al (Fig. 27).

Regarding claim 1, Maeda et al (Fig. 27) discloses a power amplifier circuit comprising a first capacitor element (2735) which is connected between a signal input terminal (2701) and an input terminal (2702) of the first transistor (2240), a second capacitor element (2736) which is connected between the signal input terminal (2701) and an input terminal (2703) of the second transistor (2244), and a resistor (2722) one end (upper terminal of 2722) of which is connected to the input terminal (2702) of the first transistor (2240) and another end (lower terminal of 2722) of which is connected to the input terminal (2703) of the second transistor (2244).

Regarding claim 9, Maeda et al (Fig. 27) also discloses a power amplifier circuit comprising a bias circuit (2731, 2732, 2733, 2734) for supplying a direct current bias voltage to the respective input terminals of the first and second transistors [a bias circuit (2731 and 2732) supplies a direct current bias voltage to the input terminal (2702) of the first transistor (2240) and a bias circuit (2733 and 2734) supplies a direct current bias voltage to the input terminal (2703) of the second transistor (2244); see column 23, lines 43-46].

Art Unit: 2817

Claim Rejections - 35 USC § 103

The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:

(a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negatived by the manner in which the invention was made.

Claim 11 is rejected under 35 U.S.C. 103(a) as being unpatentable over Maeda et al (Fig. 27).

Maeda et al (Fig. 27) further discloses a power amplifier circuit comprising a plurality of impedance elements (2732 and 2734) which are connected between the respective input terminals (2702 and 2703) of the first (2240) and second (2244) transistors and bias terminals (2731 and 2733). This arrangement is functionally equivalent to the claimed impedance elements connected between the transistor input terminals and a bias output terminal.

### Allowable Subject Matter

Claim 3-5 and 13-15 are objected to as being dependent upon a rejected base claim, but would be allowable if rewritten in independent form including all of the limitations of the base claim and any intervening claims.

### Reasons for Allowance

Claims 2, 6-8, 10, 12 and 16-18 are allowed.

The following is a statement of reasons for the indication of allowable subject matter: Regarding claim 2, the closest prior art of record, Shapiro et al discloses an amplifier circuit comprising a first inductor element (19) and a first capacitor element (17) connected in series between the signal input terminal (11) and an input terminal (base of transistor 15) of the first transistor (15), a second inductor element (20) and a second capacitor element (18) connected in series between the signal input terminal (11) and an input terminal (base of transistor 16) of the second transistor (16), a third inductor element (29) which is connected between an output terminal (collector of transistor 15) of the first transistor (15) and the signal output terminal (outpt), and a fourth inductor element (30) which is connected between an output terminal (collector of transistor 16) of the second transistor (16) and the signal output terminal (outpt). However, Shapiro et al does not disclose the following limitation: a first impedance element connected between the respective input terminals of the first and second transistors [It should be noted that the elements (21, 23, 24, 22) shown in the reference of Shapiro et al cannot be read as the first impedance element claimed in the claim 2 since the current is flowing from the inductor (21 or 22) to the ground through the resistor (23 or 24) and it (current) never flows from the inductor (21) to the inductor (22) and therefore is not "connected between the respective input terminals of the first and second transistors". Regarding claim 3, the closest prior art of record,

Application/Control Number: 09/817,216

Art Unit: 2817

Maeda et al (Fig. 27) does not disclose the following limitation: a second power amplifying

Page 5

section and a second impedance element. Regarding claim 13, the closest prior art of record,

Maeda et al (Fig. 27) does not disclose the following limitation: a plurality of amplifiers

connected in cascade.

Conclusion

The prior art made of record and not relied upon is considered pertinent to applicant's

disclosure.

Patent numbers (6,201,445; 5,694,085; 5,949,287) are the parallel amplifiers with the

matching circuits

Any inquiry concerning this communication or earlier communications from the

examiner should be directed to Henry Choe whose telephone number is (703) 305-0576.